



## INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification <sup>7</sup> : H01L 21/027, 21/033, G02F 1/1339	A1	(11) International Publication Number: WO 00/10196 (43) International Publication Date: 24 February 2000 (24.02.00)
---	----	--

(21) International Application Number: PCT/EP99/05591  
(22) International Filing Date: 3 August 1999 (03.08.99)

(30) Priority Data:  
9817745.4 15 August 1998 (15.08.98) GB

(71) Applicant: KONINKLIJKE PHILIPS ELECTRONICS N.V.  
[NL/NL]; Groenewoudseweg 1, NL-5621 BA Eindhoven  
(NL).

(72) Inventor: YOUNG, Nigel, D.; Prof. Holstlaan 6, NL-5656 AA  
Eindhoven (NL).

(74) Agent: STEVENS, Brian, T.; Internationaal Octrooibureau  
B.V., Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL).

(81) Designated States: JP, KR, European patent (AT, BE, CH, CY,  
DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT,  
SE).

## Published



With international search report.

Before the expiration of the time limit for amending the  
claims and to be republished in the event of the receipt of  
amendments.

(54) Title: MANUFACTURE OF ELECTRONIC DEVICES COMPRISING THIN-FILM CIRCUIT ELEMENTS

## (57) Abstract

The manufacture of AMLCDs and similar large-area electronic devices includes forming thin-film circuit elements (11, 12, 13, 14) on a substrate (10), with some of the process steps being self-aligned by shadow-masking. An upstanding post (20) is provided at a first area (10a) of the substrate (10) to one side of a second area (10b) where there is to be formed a thin-film circuit element (11), for example a TFT. First and second parts of the circuit element (11), for example, the TFT channel (3') and gate (5a'), are defined by respective first and second angled exposures with beams (61, 62) from the direction of the upstanding post (20) which acts as a shadow mask for part of the second area (10b). A plurality of the upstanding posts (20) may be at least partly retained in the manufactured device, for example, as supports on which a plate (30) is mounted so as to be spaced from the substrate (10). This configuration is particularly useful for the manufacture of AMLCDs and similar flat-panel displays, where the plate (30) and the substrate (10) may form front and back plates of the display device, with a display medium (40) in the spacing defined by the supports (20).



**FOR THE PURPOSES OF INFORMATION ONLY**

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav Republic of Macedonia	TM	Turkmenistan
BF	Burkina Faso	GR	Greece	ML	Mali	TR	Turkey
BG	Bulgaria	HU	Hungary	MN	Mongolia	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MR	Mauritania	UA	Ukraine
BR	Brazil	IL	Israel	MW	Malawi	UG	Uganda
BY	Belarus	IS	Iceland	MX	Mexico	US	United States of America
CA	Canada	IT	Italy	NE	Niger	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NL	Netherlands	VN	Viet Nam
CG	Congo	KE	Kenya	NO	Norway	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NZ	New Zealand	ZW	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's Republic of Korea	PL	Poland		
CM	Cameroon	KR	Republic of Korea	PT	Portugal		
CN	China	KZ	Kazakhstan	RO	Romania		
CU	Cuba	LC	Saint Lucia	RU	Russian Federation		
CZ	Czech Republic	LI	Liechtenstein	SD	Sudan		
DE	Germany	LK	Sri Lanka	SE	Sweden		
DK	Denmark	LR	Liberia	SG	Singapore		
EE	Estonia						

## DESCRIPTION

**MANUFACTURE OF ELECTRONIC DEVICES COMPRISING THIN-FILM CIRCUIT ELEMENTS.**

5

This invention relates to methods of manufacturing an electronic device, for example, an active-matrix liquid-crystal display (hereinafter termed "AMLCD") which comprises thin-film circuit elements, wherein self-aligned process steps are used. The invention also relates to electronic devices 10 comprising thin-film circuit elements with self-aligned features. Typically the circuit element may be a thin-film field-effect transistor (hereinafter termed "TFT"). Instead of an AMLCD, the device may be, for example, another type of flat panel display or other large-area electronic device with thin-film circuit elements, for example, a thin-film data store or an image sensor.

15

For many years now, there has been much interest in the manufacture of TFTs and other thin-film circuit elements on glass and on other inexpensive insulating substrates for large area electronics applications. Thus, TFTs fabricated with amorphous or polycrystalline semiconductor films may form the 20 switching elements of a cell matrix, for example, in an AMLCD as described in United States Patent Specification US-A-5,130,829 (Our ref: PHB33646). A recent use involves the use of self-aligned techniques to reduce the number of separately aligned masking steps in the manufacture and/or to reduce parasitic effects (for example, parasitic capacitance) in the circuit elements. United 25 States Patent Specification US-A-5,264,383 (Our ref: PHB33727) describes an early example of such a method, wherein first and second parts of a thin-film circuit element are self-aligned with each other by shadow-masking in an angled exposure step during the manufacture. In the US-A-5,130,829 method it is the gate electrode of a TFT that is used as the shadow mask, firstly in a 30 perpendicular exposure and then in an angled exposure, for defining the lateral extent of highly-doped source and drain electrodes and a low-doped drain field-relief region. The whole contents of US-A-5,130,829 and US-A-5,264,383

are hereby incorporated herein as reference material.

It is an aim of the present invention to provide an improved and versatile self-alignment technique which may be adapted, particularly but not exclusively, 5 for the manufacture of AMLCDs and similar large-area electronic devices.

According to the present invention there is provided a method of manufacturing an electronic device comprising thin-film circuit elements, as set out in Claim 1. In this method, an upstanding post is provided at a first area of the substrate to one side of a second area where a thin-film circuit element is 10 formed, and first and second parts of the circuit element are defined by respective first and second angled exposures from the direction of the upstanding post which acts as a shadow mask for part of the second area.

The nature of the upstanding post used in such a method in accordance with the invention is not constrained by it needing to form part of the circuit 15 element. However, the post (or at least a part of it) can advantageously form part of the manufactured device. Thus, a plurality of the upstanding posts may be distributed over the substrate and may be at least partly retained in the manufactured device as supports on which a plate is mounted so as to be spaced from the substrate. This configuration is particularly useful for the 20 manufacture of AMLCDs and similar flat-panel displays, where the plate and the substrate form front and back plates of the display device, with a display medium in the spacing defined by the supports.

These and other features of the present invention, and their advantages, 25 are illustrated specifically in embodiments of the invention now to be described, by way of example, with reference to the accompanying diagrammatic drawings, in which:

Figure 1A is a plan view and Figure 1B is a cross-sectional view of a device substrate with an upstanding post, at an early stage in the manufacture 30 of an AMLCD by a method in accordance with the present invention, successive stages of which are illustrated sequentially in Figures 2 to 8;

Figure 2 is a plan view of a part of a pixel area of the device substrate of

Figure 1 at a successive stage in the manufacture;

Figure 3 is a cross-sectional view on the line III-III of a part of the device substrate of Figure 2 at a successive stage, showing a first angled exposure;

Figures 4 and 5 are plan views of the part of the device substrate of 5 Figure 2 at subsequent successive stages in the manufacture;

Figure 6 is a cross-sectional view of the part of Figure 3 at a subsequent stage, showing a second angled exposure;

Figure 7 is a plan view of the part of the device substrate of Figures 4 and 5 at a subsequent stage, after the completion of a TFT in this pixel area;

10 Figure 8 is a cross-sectional view of a part of the AMLCD device manufactured using the method steps illustrated in Figures 1 to 7 and showing parts of two pixel areas and three upstanding posts; and

15 Figure 9 is a plan view similar to part of Figures 4 and 7, but illustrating the use of a less collimated exposure beam in a modified method also in accordance with the present invention.

It should be noted that all the drawings are diagrammatic and not drawn to scale. Relative dimensions and proportions of parts of these Figures have been shown exaggerated or reduced in size for the sake of clarity and convenience in the drawings. The same reference signs are generally used to 20 refer to corresponding or similar features in the different embodiments.

In overview, Figures 1 to 8 illustrate the manufacture of a large-area electronic device in the form of an AMLCD, comprising thin-film circuit elements 11, 12, 13 and 14 which are formed on a substrate 10 by a method including 25 the steps of:

- providing a plurality of upstanding posts 20 distributed over the substrate 10, with each post 20 located at a first area 10a of the substrate to one side of a second area 10b where a circuit element 11 (in the form of a TFT) is to be formed (Figures 1A and 1B),
- defining first and second parts (in the form of the TFT channel 3' and gate 5a') of the circuit element 11 by respective first and second angled exposures (Figures 3 and 6) from the direction of the upstanding post 20 which

acts as a shadow mask for part of the second area 10b of the substrate 10, and

- at least partly retaining the upstanding posts 20 in the manufactured device as supports on which a plate 30 is mounted so as to be spaced from the substrate 10 (Figure 8).

5 In the embodiment of Figures 1 to 8, the post 20 is used for first and second angled exposures of photoresist layers 51 and 52. One layer 51 is a negative photoresist and the other layer 52 is a positive photoresist, so that these two angled exposures from the same direction form complementary first and second photoresist masks 51' and 58 for defining complementary patterns 10 for the circuit element 11, in the form of the TFT source and drain electrode spacing and the TFT gate.

Except for the use of the posts 20 of Figures 1 and 8 and the angled exposures of Figures 3 and 6, this AMLCD device can be manufactured using known technologies, for example as disclosed in US-A-5,130,829. The thin-film 15 circuit elements formed on the substrate 10 are a matrix of pixel electrodes 12, matrix-switching TFTs 11, column lines 13 and row lines 14. In the specific embodiment of the process steps to be described with reference to Figures 5 to 7, a so-called "2-mask alignment" top-gate TFT technology is used, by way of example, similar to that disclosed in United States Patent Specification 20 US-A-5,238,861, where this technology is used to form also thin-film storage capacitors for each pixel. The whole contents of US-A-5,238,861 are hereby incorporated herein as reference material. When such a 2-mask alignment technology is used in addition to the self-alignment features in accordance with the present invention, the semiconductor film 3 and gate insulating film 4 of the 25 TFT 11 are present not only in the area 10b of the TFT 11, but also under the row lines 14. However, it will be evident that other known TFT technologies may be used, for example as disclosed in US-A-5,130,829, in which the semiconductor film 3 and gate insulating film 4 are restricted to the TFT area 10b.

30 The AMLCD device has the substrate 10 carrying the thin-film circuitry 11-14 for the side-by-side pixels and forming a back plate of the display. This device substrate 10 is electrically insulating at least adjacent to its top surface.

The substrate 10 may comprise a glass or another low-cost insulator, for example a polymer material. In a particular embodiment, the substrate 10 may comprise an upper layer of silicon dioxide on a glass base. In each pixel area of the substrate 10, an upstanding post 20 is formed at the upper surface by 5 depositing a masking material and shaping it using conventional photolithographic and etching techniques. Preferably reactive ion etching (RIE) or another anisotropic plasma or ion etching technique is used to give the post 20 substantially vertical walls. Thus, a matrix of upstanding posts 20 are formed on the substrate 10. A peripheral ring of upstanding posts (or an 10 upstanding peripheral ring) may also be formed on the substrate 10 simultaneously with the posts 20, as the boundary of the liquid-crystal cell of the display.

A variety of masking materials may be used for the posts 20, depending on the nature of the exposures to be masked. In the present embodiment the 15 photoresist exposures are effected with ultra-violet light, and so at least one material which is opaque to this ultra-violet light is used. The posts 20 may be formed from a single layer of, for example, an opaque polymer or a metal. Alternatively, the posts may comprise multiple layers, for example a layer 20b of a second material on a layer 20a of a first material. The first material may 20 be, for example, an electrically insulating polymer material or other dielectric material, whereas the second material may be, for example, an opaque metal. In this case, the layer 20a of the post 20 may be retained in the manufactured device, whereas the layer 20b may be removed after its use in shadow masking.

25 Figure 1A shows one of the resulting posts 20, with a triangular shape in plan view. As well as having good structural integrity, the triangular shape of this post 20 casts a well-defined shadow with an angled light beam 61,62, i.e. the shadow has well-defined edges and a width which is not critically dependent on the exact direction of the beam 61,62. However, it will be evident 30 that other shapes, for example, rounded or rectangular, may be used for the cross-section of the post 20. The width  $x$  of the post is related in this embodiment to the desired channel length of a matrix-switching TFT 11 and

may be, for example, in the range of 1 $\mu\text{m}$  to 10 $\mu\text{m}$ . The height  $z$  of the post 20 is related to the spacing between the plates 10 and 30, where the liquid-crystal display material 40 is located. This spacing may be in the range of 4 $\mu\text{m}$  (micrometres) to 6 $\mu\text{m}$  in a typical example.

5        The height  $z$  of the post 20 also affects the angle  $\theta$  (from the perpendicular) at which the exposures of Figures 3 and 6 are carried out in order to shadow mask the area 10b. In order to operate with readily manageable angles  $\theta$ , this height  $z$  is preferably at least three (and preferably more) times the height of the TFTs 11 on the substrate 10. Typically the height  
10      of the TFTs 11 above the substrate 10 is about 1.5 $\mu\text{m}$  or less. The width of the thin-film circuit element 11 (associated, in this embodiment, with the width of the link 123 of Figure 2) may be, for example, about 20 $\mu\text{m}$  and be spaced by, for example, about 5 $\mu\text{m}$  from the post 20. With these dimensions, the angle  $\theta$  is about 80° if the height  $z$  of the post 20 is in the range of 4 $\mu\text{m}$  to 6 $\mu\text{m}$ .  
15      However, a much larger height  $z$  is readily useable when the post comprises two or more layers 20a and 20b and when only the bottom layer 20a is retained as the spacer between the plates 10 and 30. Thus, the total height  $z$  of a composite post 20 (20a,20b) may be, for example, about 10 $\mu\text{m}$  or more. This permits the use of smaller angles  $\theta$  for the exposures.  
20      A thin film of electrode material, for example ITO (indium tin oxide), is deposited in this embodiment as the first stage in the fabrication of the thin-film circuit elements. This film is patterned using conventional photolithographic and etching techniques to provide the pixel electrode 12 and column line 13, but with the unusual feature of an integral link 123 in the resulting pattern, at  
25      the area 10b between the electrode 12 and line 13. This resulting pattern is illustrated in Figure 2. Typically the thickness of the film forming the pattern 12, 13, 123 is, for example, 0.5 $\mu\text{m}$  or less.

30      A first photoresist layer 51 of a negative photoresist is now deposited over the electrode film pattern 12, 13, 123, and the first shallow angled exposure is carried out with an ultraviolet light beam 61 as illustrated in Figure 3. The post 20 casts a shadow, so masking the part 55' of the photoresist layer 51 on the substrate area 10b. By developing this shadow-masked part 55' in

known manner, a window 55 is formed in the photoresist layer 51 exposing the link 123 as shown in Figure 4. The window 55 formed in this way defines a spacing to be etched in the film pattern 12, 13, 123 between the pixel electrode 12 and conductor line 13. Thus, the remaining photoresist layer 51' serves in known manner as an etchant mask, while etching away the link 123 at the window 55. Source and drain electrodes 1 and 2 of the TFT 11 are defined in this way in this embodiment, being present at facing ends of the pixel electrode 12 and conductor line 13.

The etchant mask 51' is then removed, after which the electrode pattern 1, 2, 12, 13 may be exposed to a dopant source (for example phosphine) for adsorbing a dopant which is to be diffused into a subsequently-deposited silicon semiconductor film 3. There is then deposited a succession of thin-films 3, 4 and 5, namely a film 3 of semiconductor material (for the TFT channel), a film 4 of gate-dielectric material, and a film 5 of gate-electrode material. In the present embodiment which uses the 2-mask alignment technology, two films 5a and 5b of selectively-etchable materials (for example, chromium and aluminium) are successively deposited on the gate-dielectric film 4. The top film 5b is separately patterned using known photolithographic and etching techniques to form the row line 14. The resulting structure is illustrated in Figure 5, with the continuous films 3, 4, and 5a covering the post 20 and the electrode pattern 1, 2, 12, 13, (including the area of the source and drain electrodes 1 and 2 and the spacing therebetween). Typically the respective thicknesses of the films 3, 4, 5a, and 5b are about 40nm (nanometres), 400nm, 50nm and 500nm.

Photoresist layer 52 of a positive photoresist is then deposited, and the second angled exposure (Figure 6) is performed with an ultraviolet light beam 62. In this case, the post 20 shadow-masks a part 58' of the photoresist layer 52 which remains over the area 10b when the exposed photoresist is developed. Thus, upon developing the exposed photoresist, an etchant mask 58 is formed over this area 10b. The chromium gate-electrode material 5a is then etched using the photoresist mask 58 and the aluminium row line 14 as an etchant mask, and etching is also continued downward through the exposed

areas of the films 4 and 3. The resulting structure is illustrated in Figure 7.

In this resulting structure of Figure 7, the films 3, 4, and 5a remain only in the area below the aluminium row line 14 and in the area 10b below the photoresist mask 58. The films 3, 4, and 5a in the area 10b bridge the spacing 5 between the source and drain electrodes 1 and 2 and so form the silicon channel 3', gate-dielectric 4' and gate electrode 5a' of the TFT 11 with the source and drain electrodes 1 and 2 in this area 10b. It is the spacing of the source and drain electrodes 1 and 2 that defines the location of the TFT 11 in these films 3, 4, and 5a. It may be noted that the films 3, 4, and 5a extend also 10 between the TFT 11 and the post 20, when a 2-mask alignment technology is used. However, the films 3, 4 and 5a between the TFT11 and the post 20 do not provide active TFT parts in this intermediate area because of the separation of the source and drain electrodes 1 and 2 from the post 20.

After removing the photoresist mask 58 in known manner, a thin 15 protective coating 45 (for example, of silicon nitride) may be deposited over the thin-film circuit elements 11, 12, 13 and 14 and the upstanding posts 20, before mounting the plate 30 and adding the display material 40. However, it is not generally desirable to have a dielectric film over the pixel electrodes 12 (if low voltage operation is desired). Thus, the coating 45 may be omitted. When the 20 posts 20 (and a peripheral ring) comprise first and second layers 20a and 20b, the second layer 20b may be removed by etching, before mounting the plate 30. In this case, the desired spacing (between the plates 10 and 30) is defined by the height of layer 20a of the posts. A sealant is provided around the periphery to seal the AMLCD panel in known manner, after the display material 25 40 is provided in the space between the plates 10 and 30.

It will be evident that many variations and modifications are possible within the scope of the present invention, using posts 20 to shadow-mask angled exposures for self-alignment of features of thin-film circuit elements 11. In the embodiment illustrated, the circuit element 11 was a top-gate TFT, 30 having its source and drain electrodes 1 and 2 defined in the first angled exposure and its gate electrode 5a defined in the second angled exposure. However, the circuit element may be, for example, a bottom-gate TFT having

its gate electrode 5a" defined from a bottom metallization film in a first angled exposure and its source and drain electrodes 1' and 2' defined from an upper-level metallisation film in a second angled exposure.

Figures 4 and 7 illustrate the effects of angled exposures with 5 well-collimated beams 61 and 62. In this case, the second photoresist mask 58 can be the exact complement of the first photoresist mask 51', and the gate electrode pattern may be etched from the film 5a so as to bridge exactly the spacing between the source and drain electrodes 1 and 2. It is possible to 10 achieve a degree of control for a slight overlap between the gate electrode 5a' and the source and drain electrodes 1 and 2, by controlling the extent of development of each photoresist and controlling any lateral extent of etching of the gate electrode pattern 5a' and the source and drain electrodes 1 and 2. Figure 9 illustrates a modification in which a larger overlap (or an offset in the case of a drain field-relief region) can be achieved. In this Figure 9 situation, 15 one of the first and second angled exposures 61 and 62 is less collimated than the other so as to shadow-mask with the upstanding post 20 a narrower width 70 of the second area 10b, than the width 71 shadow-masked in the situations of Figures 4 and 7.

The drawings illustrate an upstanding post 20 being used as a shadow 20 mask for part of a second area 10b of the substrate 10 to form a thin-film circuit element 11 at that second area 10b. It will be evident that the same upstanding post 20 may additionally be used as a shadow mask for part of a third area 10c of the substrate 10, using a third angled exposure, but from a direction different to that of the first and second angled exposures. Thus, this third area 10c is 25 located to one side of the upstanding post 20, but in a different direction from the second area 10b. This third angled exposure may therefore be used in the formation of a thin-film circuit element 11' at this third area 10c.

In the embodiments so far described, the angled exposures were with 30 light beams (generally ultraviolet light) for exposing photoresist layers. Etchant mask patterns 51' and 58 were then formed from the photoresist layers. However photoresist mask patterns defined in this way using the posts 20 may be used as dopant masks, instead of (or in addition to) being used as etchant

masks. Thus, for example, such a photoresist pattern can mask against a dopant ion implantation. Furthermore, the posts 20 may be used to shadow-mask against exposures other than with light beams. Thus, for example, one or more of the angled beams may be a beam of ions which may 5 be used to expose an ion-sensitive "photoresist" material, or it may even be a beam of dopant ions which are shadow-masked by the posts 20 in their implantation directly into a thin-film structure on the substrate 10.

From reading the present disclosure, other variations and modifications will be apparent to persons skilled in the art. Such variations and modifications 10 may involve equivalent and other features which are already known in the design, manufacture and use of AMLCDs and other electronic devices comprising thin-film circuits and component parts thereof and which may be used instead of or in addition to features already described herein.

Although Claims have been formulated in this Application to particular 15 combinations of features, it should be understood that the scope of the disclosure of the present invention also includes any novel feature or any novel combination of features disclosed herein either explicitly or implicitly or any generalisation thereof, whether or not it relates to the same invention as presently claimed in any Claim and whether or not it mitigates any or all of the 20 same technical problems as does the present invention. Although the dependency of subsidiary Claims has been limited in the interests of meeting the requirements and reducing the fees for multiple-Claim-dependency in some countries, it should be understood that technical features included in any one Claim may be used in combination with technical features of any one of the 25 other Claims. Particularly, but not exclusively, the following combinations are potentially important: features of Claim 5 may be used in combination with any one of Claims 2 to 4; features of Claims 6, 7, 9 and 10 may be used in combination with any one of the Claims dependent on Claim 1.

The Applicants hereby give notice that new Claims may be formulated to 30 any such features and/or combinations of such features during the prosecution of the present Application or of any further Application derived therefrom.

## CLAIMS

1. A method of manufacturing an electronic device comprising thin-film circuit elements formed on a substrate, wherein first and second parts of a thin-film circuit element are self-aligned with each other by shadow-masking in an angled exposure step during the manufacture, characterised in that an upstanding post is provided at a first area of the substrate to one side of a second area where the circuit element is formed, and in that the first and second parts are defined by respective first and second angled exposures from the direction of the upstanding post which acts as a shadow mask for part of the second area.

2. A method as claimed in Claim 1, further characterised in that there is provided a plurality of the upstanding posts distributed over the substrate, and the upstanding posts are retained in the manufactured device as supports on which a plate is mounted so as to be spaced from the substrate.

3. A method as claimed in Claim 2, further characterised in that the upstanding posts which act as shadow masks comprise a layer of a second material on a layer of a first material, and in that the second material is removed before using the first material as the supports on which the plate is mounted.

4. A method as claimed in Claim 3, further characterised in that the first material is an electrically insulating polymer, and the second material is a metal.

5. A method as claimed in Claim 2, further characterised in that the manufactured device comprises a liquid-crystal display, in which a liquid crystal material is provided between the plate and the substrate.

30

6. A method as claimed in Claim 1, further characterised in that the first and second angled exposures are of respective first and second

photoresist layers, of which one is a negative photoresist and the other is a positive photoresist so as to form complementary first and second photoresist masks for defining complementary patterns for the first and second parts of the circuit element.

5

7. A method as claimed in Claim 1, further characterised in that the circuit element is a thin-film transistor having source and drain electrodes defined in one of the first and second angled exposures and a gate electrode defined in the other of the first and second angled exposures.

10

8. A method as claimed in Claim 7, further characterised in that the first and second angled exposures are of respective first and second photoresist layers to provide respective first and second etchant masks of photoresist, the first photoresist layer is of a negative photoresist and is deposited over a film of electrode material on the substrate to provide the first etchant mask having a window which defines a spacing to be etched in the film between source and drain electrodes, the first etchant mask is removed after etching the spacing, and thin-films of semiconductor material and of gate-dielectric material and of gate-electrode material are then deposited over the source and drain electrodes and the spacing, after which the second photoresist layer is deposited of a positive photoresist, and the second angled exposure is performed to provide the second etchant mask over the area of the gate-electrode material that is to be retained as the gate electrode.

25

9. A method as claimed in Claim 1, further characterised in that one of the first and second angled exposures is less collimated than the other so as to shadow mask with the upstanding post a narrower width of the second area.

30

10. A method as claimed in Claim 1, further characterised in that the height of the upstanding post above the substrate is at least three times the height of the circuit element above the substrate.




FIG. 1A




FIG. 1B




FIG. 2

2/4




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7

4/4




FIG. 8




FIG. 9

# INTERNATIONAL SEARCH REPORT

International Application No

PCT/EP 99/05591

**A. CLASSIFICATION OF SUBJECT MATTER**  
 IPC 7 H01L21/027 H01L21/033 G02F1/1339

According to International Patent Classification (IPC) or to both national classification and IPC

**B. FIELDS SEARCHED**

Minimum documentation searched (classification system followed by classification symbols)

IPC 7 H01L G02F

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

**C. DOCUMENTS CONSIDERED TO BE RELEVANT**

Category	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 5 668 018 A (GORTYCH JOSEPH EDWARD ET AL) 16 September 1997 (1997-09-16) the whole document ---	1-10
X	EP 0 696 054 A (CONS RIC MICROELETTRONICA ;ST MICROELECTRONICS SRL (IT)) 7 February 1996 (1996-02-07) figures 5-10 ---	1-10
A	PATENT ABSTRACTS OF JAPAN vol. 018, no. 688 (P-1849), 26 December 1994 (1994-12-26) & JP 06 273735 A (NIPPON TELEGR & TELEPH CORP), 30 September 1994 (1994-09-30) abstract ---	1-10 -/-

Further documents are listed in the continuation of box C.

Patent family members are listed in annex.

\* Special categories of cited documents :

- \*A\* document defining the general state of the art which is not considered to be of particular relevance
- \*E\* earlier document but published on or after the international filing date
- \*L\* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- \*O\* document referring to an oral disclosure, use, exhibition or other means
- \*P\* document published prior to the international filing date but later than the priority date claimed

\*T\* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

\*X\* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

\*Y\* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

\*&\* document member of the same patent family

Date of the actual completion of the international search

10 January 2000

Date of mailing of the international search report

18/01/2000

Name and mailing address of the ISA  
 European Patent Office, P.B. 5818 Patenlaan 2  
 NL - 2280 HV Rijswijk  
 Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,  
 Fax: (+31-70) 340-3016

Authorized officer

Wolff, G

## INTERNATIONAL SEARCH REPORT

International Application No

PCT/EP 99/05591

## C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	EP 0 209 112 A (GEN ELECTRIC) 21 January 1987 (1987-01-21) abstract; figure 3 ---	1-10
A	US 4 775 225 A (TSUBOYAMA AKIRA ET AL) 4 October 1988 (1988-10-04) column 4, line 52 -column 5, line 23 -----	1-10

# INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No

PCT/EP 99/05591

Patent document cited in search report	Publication date	Patent family member(s)		Publication date
US 5668018	A 16-09-1997	US	5760461 A	02-06-1998
EP 0696054	A 07-02-1996	JP US	8097168 A 5670392 A	12-04-1996 23-09-1997
JP 06273735	A 30-09-1994	NONE		
EP 0209112	A 21-01-1987	FR JP US	2585162 A 62042127 A 4904056 A	23-01-1987 24-02-1987 27-02-1990
US 4775225	A 04-10-1988	JP JP JP JP JP	1942350 C 6079121 B 61261723 A 1839500 C 5047086 B 61267736 A	23-06-1995 05-10-1994 19-11-1986 25-04-1994 15-07-1993 27-11-1986